Running Verilog-A simulations