


Designing Foundry- Compatible Photonic Components and Circuits

Presented by:

Greg Baethge, Team Lead – Photonics Application Engineering
Ansys Lumerical

July 13th, 2025




This session

- Foundry-compatible Photonic Design Today (format: slides. 10 minutes)
 - Custom design: What is it and why is it challenging?
 - Process-enabled custom component design
 - Tower Semiconductor and Ansys foundry-compatible solution
- Design Case: Custom Ring Modulator for DWDM Transceiver (format: slides. 10 minutes)
 - Designing custom ring modulator using foundry process file
 - Calibrated compact model generation with CML Compiler
 - Circuit simulation with foundry components and custom components
- Walkthrough / Demo (format: Demo, slides. 60 minutes)
 - Step 1 – Working with Lumerical UI
 - Steps 2-5 – Photonic Component Simulation
 - Step 6 – Custom Compact models
 - Quick Mention (Step 7) – Photonic Circuit Simulation
- Q&A (10 minutes)




Custom Component Design for Photonic Integrated Circuit (PIC)

Photonics is Everywhere and Growing!




Building Blocks Beyond Waveguides


Waveguide coupling/splitting




Fiber-waveguide coupling




Electrical phase control




Thermal phase control



Ring resonators



Photodetector




X. Wang: <https://open.library.ubc.ca/collections/ubctheses/24/items/1.0165738>


The two challenges of custom component design

- 1. Creating the custom component according to the foundry's process.**
- 2. Creating the compact model for this the custom component.**

Why is Custom Design Challenging?



Process-enabled Custom Component Design



<https://www.ansys.com/blog/design-foundry-compatible-photonic-components>

Foundry Process File Enables Active & Passive Component Design


Process Information

- Layer names and numbers
- Layer thicknesses
- Layer positions
- Material compositions

Layers				
Geometry				
enabled	name	layer number	start position (microns)	thickness (microns)
<input checked="" type="checkbox"/>	Si_Substrate	None	-2	-10
<input checked="" type="checkbox"/>	BOX	None	-2	2
<input checked="" type="checkbox"/>	Si_CoreStripWG	1:0	0	0.22
<input checked="" type="checkbox"/>	Si_SlabRibWG	1:1	0	0.09
<input checked="" type="checkbox"/>	TOX	None	0	3.42


Material models

- Electrical material properties
- Thermal material properties
- Optical index perturbation models
 - Electrical + thermal stimulus




Doping profile

- Vertical 1D doping profile for each doping process
- Defined using normal or skewed normal distribution functions




Design, Simulate, and Extract Component Model




Tower Semiconductor- Ansys Foundry Compatible Design Flow

1. Device layout




2. Device simulation




Simulation data

- S-parameters
- Field profiles
- Etc.

3. Compact Model Generation



4. Circuit Simulation



Direct
bridge

LAYER
BUILDER

Foundry
process file
with layer
definition

Compact model
library (CML)

Pcells and GDS files


Tower Semiconductor
PH18 PDK



Design of Ring Modulator and DWDM Circuit

Case Study

DWDM Circuit Simulation with Custom Ring Modulator




- DWDM (dense wavelength division multiplexing) is a popular method for designing photonic transceivers.
- 4-channel DWDM transceiver with CW lasers, transmitter circuit and receiver circuit.
- The key component is the ring modulator that encodes the RF signal onto the photonic carrier signal.
- **We will use our custom ring modulator along with other photonic components directly available in the Tower PDK to design and simulate the DWDM circuit.**

Ring Modulator Design Enabled by Foundry Process File




Process file

- Mask layer definitions
- Optical/electrical/thermal material properties
- Doping layers
- Process variations



Layout Geometry Data

GDS-II file



Ansys Multiphysics Suite

FTDD: Directional Coupler

- Coupling coefficient



HEAT: Thermal tuner

- Temperature map
- Thermal Bandwidth
- Heater IV



MODE/FEEM: Waveguides

- Effective index
- Group index




CHARGE: PN junction

- Charge distribution
- Slab Resistance
- Junction Capacitance




Ansys CML Compiler: Model data → Compact model



Compact Model Generation with CML Compiler

- ✓ Accurate
- ✓ Calibrated
- ✓ Fabrication Variations
- ✓ Secure
- ✓ Frequently Maintained




CML Compiler


Photonic Models

Waveguides
Couplers
Photodetector
Modulators
etc.


INTERCONNECT compact models



Virtuoso symbols




Photonic Verilog-A models (Spectre)



<https://www.ansys.com/products/photonics/cml-compiler>

<https://optics.ansys.com/hc/en-us/articles/360037565953-CML-Compiler-product-reference-manual>

DWDM Simulation with Lumerical INTERCONNECT



INTERCONNECT: dedicated PIC simulator and design environment



Walkthrough / Demo

Overview of the demo

- This workflow has been tested with Tower Semiconductor PH18M process file; however, the files here use a general process file.
- **6 steps demo to the design case mentioned earlier:**
 - **Step 1** – Becoming more familiar with Lumerical component level UI
 - **Step 2** – Directional coupler simulation with FDTD
 - **Step 3** – Modulator simulation with CHARGE
 - **Step 4** – Thermal modulation with HEAT
 - **Step 5** – Waveguide simulation with MODE
 - **Step 6** – Creating the compact model with CML Compiler
 - **Quick mention** – Circuit simulation with INTC

Testing this demo on your own

- The Workshop licenses, files, and steps to run will remain available until July 18th:
 - <https://optics.ansys.com/hc/en-us/articles/31257798958611-Workshop-Designing-Foundry-Compatible-Photonic-Components-and-Circuits>

The screenshot displays the Ansys Optics website interface. At the top, the navigation bar includes the Ansys logo, 'OPTICS' sub-brand, and links for 'Products', 'Solutions', and 'Learn'. A prominent 'Evaluate for Free' button is located in the top right corner. Below the navigation bar, the breadcrumb trail reads 'Ansys Optics > How To > Examples'. A search bar is positioned on the right side of the page. The main content area features the article title 'Workshop: Designing Foundry-Compatible Photonic Components and Circuits' and the sub-header 'Step 1: Coupler Simulation'. To the left of the main text is a sidebar titled 'In this article' with links to 'Step 1: Coupler Simulation', 'Step 2: Charge Analysis', 'Step 3: Heat Analysis', 'Step 4: Waveguide Properties', and 'Step 5: Compact Model and Analysis in Circuit'. Below the sidebar is a 'TOP' link with an upward arrow. The main text block for 'Step 1' describes the utility of the layerbuilder object and provides a three-step numbered list: 1. Open your FDTD simulation by double-clicking on RM_DirectionalCoupler.fsp. We haven't set up this file yet. We will use the layer-builder to import our layout and the process file. 2. From the top click on "Build" to add the layerbuilder. Right click and select edit to modify the object. 3. Click on Import GDS file... . Select the prepared GDS, "ring_mod.gds". To the right of the main text is another sidebar titled 'Associated files' with a link to 'download example (.zip)', and 'Related articles' with links to 'Semiconductor Material Model Properties', 'Vertical photodetector', 'GDSII Export Automation', 'How to obtain a workshop license from the Ansys Optics Launcher', and 'Head-Up Display (HUD)'. At the bottom right of the sidebar is a section for 'Recently viewed articles'.



Lumerical UI

Step 1





Coupler Simulation in FDTD


Step 2

Step 2: Directional Coupler Simulation with FDTD

- 3D FDTD simulation using layer builder
 - Process file
 - GDS file for ring modulator design
- S-parameter sweep to extract coupling efficiency



Through transmission








Modulator Simulation in CHARGE

Step 3

Step 3: PN Junction Simulation with CHARGE



- 2D CHARGE simulation using layer builder
 - Process file
 - GDS file for ring modulator design
- Bias voltage swept from 0 V to -3 V to extract charge density profile and electrical characteristic parameters



Thermal Simulation in HEAT


Step 4





Waveguide Simulation in MODE

Step 5

Step 5: Optical Waveguide Simulation with MODE



- 2D FDE simulation using layer builder
 - Process file
 - GDS file for ring modulator design
- Charge density profile imported from electrical simulation
- Bent waveguide analysis enabled for accurate mode profile calculation








Creating the Compact Model of your Device

Step 6


Step 5: Ring Compact Model (CML Compiler → INTERCONNECT)



Ring modulator transmission spectra





Shift in resonance with applied bias



Step 5: Calibrated Ring Modulator Compact Model

- CML Compiler enables fine tuning of models based on measurement data.
- The ring_modulator model supports tuning for resonant wavelength, Q factor, FSR, IL, ER, thermal and electrical modulation efficiency.

```
"Q" :  
{  
  "max" : 40000,  
  "min" : 20000,  
  "tuning" : 0,  
  "value" : 29885,  
  "visible_to_user" : 0  
},  
"mod_eff" :  
{  
  "max" : 1.7e-11,  
  "min" : 1.7e-11,  
  "ref1" : 0,  
  "ref2" : -5,  
  "tuning" : 1,  
  "value" : 1.7e-11,  
  "visible_to_user" : 0  
},
```




Enable 'tuning' to calibrate model with measurement data for various FOMs



Circuit Simulation with INTERCONNECT

Quick Mention
(Step 7)


DWDM Circuit Simulation in INTERCONNECT




- 4-channel DWDM circuit with 100 GHz channel spacing.
- Grating coupler from the PH18 library to couple light from laser sources into the transmitting circuit.
- Custom ring modulator model from CML Compiler for the transmitter.
- Similar custom 4-port ring modulator/resonator for the receiver.
- Photodetector from the PH18 library to convert optical signal into electrical at the receiver end.

Circuit Simulation Results



- Bitrate = 25 Gbps
- $BER \cong 10^{-12}$




Transmitting spectrum




Channel 4



Channel 1



Channel 2



Channel 3



Summary

Summary

- Ansys and Tower Semiconductor have partnered to enable a complete electro-optic design flow for photonic designers.
- Ansys's layer builder and Tower Semiconductor's process file ensures accurate, foundry compatible design for both passive and active components.



Q & A

The Ansys logo, featuring a stylized yellow and black 'A' followed by the word 'nsys' in black.

